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Abstract
The aim of this paper is to introduce a novel technique for synthesis of speed-independent
circuits from their Signal Transition Graph specications. The new method uses partial
order in the form of the STG-unfolding segment to derive the logic implementation. It
is based on a new notion of slice, which localises the behaviour of a particular signal
instance in a structural fragment of the segment. Two approaches are explained in this
paper: exact and approximation. Within the approximation approach two strategies for
cover derivation are considered. The method is applied to synthesis in three main imple-
mentation architectures. The experimental results show the power of the approximation
approach in comparison with the existing methods.
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1 Introduction
There exists a variety of approaches to synthesis of speed independent circuits from their
Signal Transition Graph (STG) specications. These approaches can be divided according to
the library of elements used to implement output signals. For example, [2, 1] uses a Muller
C-element for each implementable signal and a network of gates to drive it. Work presented in
[7] uses an RS-latch in similar conditions. Early methods, e.g. [4, 12], assume that each signal
is implemented as a single complex gate. Later techniques, e.g. [20, 9], attempt to decompose
the complex gates preserving the speed-independence
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of the circuit.
Another taxonomy in synthesis of speed-independent circuits is established by the methods
used to obtain the logic functions. Two primary approaches exist to date: State Graph (SG)
based and structural methods (eliciting information for the synthesis from the structure of the
STG). The rst approach constructs a SG as a model representing behavioural properties of the
\circuit-to-be". It then proceeds with extracting subsets of states required for implementation.
This method is used in such tools as SIS [19] and Assassin [22]. A recently developed tool
Petrify (and approach) [5] uses Binary Decision Diagrams (BDDs) to represent the state space.
Due to implicit representation of the SG this tool is ecient in synthesising moderate sized
examples. As all these methods work with the full SG, they suer from state explosion, i.e. the
number of reachable states grows exponentially with the size of specication.
The structural method of [14] uses State Machine (SM) decompositions of STGs to obtain
concurrency relations between signal transitions. Using these relations, this method nds an
implementation avoiding the state exploration. Thus it demonstrated impressive results al-
though it is restricted to free-choice specications. The method described in [23] also uses
structural information of the STGs (lock relations between signals) to synthesise circuits.
Partial order techniques have also been applied in synthesis process. Change Diagrams were
introduced in [7] for synthesis of speed independent circuits from choice-free (no choice at all)
specications. This signicantly restricted their use. Nevertheless, this work was a signicant
step in the development of this approach { it was rst to establish the relationship between
the connected sets of states (e.g. excitation regions in the SG) and elements of the event-based
description (event instances in the Change Diagram unfolding).
A more recent work of [13] used Petri Net (PN) unfoldings to derive logic functions. This
work, however, is based on restoring the state space from the partial order and is therefore also
prone to state explosion.
At the same time, work of [17] showed that STG specications can be veried eciently
using the STG-unfolding segment, based on PN unfoldings. In a vast number of examples
the segment can be constructed and veried where the construction of the SG fails. Thus,
after the verication is completed the segment can be used for deriving the logic functions of
implementation.
This paper proposes a novel approach for synthesis of speed independent circuits from
the STG-unfolding segment of their specications. It introduces a new notion of slice which
helps to localise the behavioural information for signal instances within a structural fragment
of the segment (the original idea of such localisation comes from [7]). An exact approach,
2
Speed-independent circuits are hazard-free for any delays attached to their gate outputs.
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Figure 1: Overview of synthesis issues discussed in the paper.
producing implementations comparable with those of the SG approach, is given. Although it
benets from STG-unfolding segment localisation, the exact approach may still suer from state
explosion. To overcome this problem, an approximation method based on temporal relations
found in the segment is suggested. However, unlike [14], our approach works with partial
order representation of a fragment of system's execution. Therefore, it uses local dependency
information available for each instance of every signal transition. Only instances of signal
transitions which are concurrent to a particular instance are considered for it. This gives a
more accurate initial approximation and a more precise renement. We illustrate our approach
applying it to synthesis in three major implementation architectures. The scope of synthesis
issues presented in this paper is summarised in Figure 1.
The paper is organised as follows. Section 2 describes the general approach and architec-
tures for synthesis of speed-independent circuits from their STG specications. It also denes
the implementation-specic (cover) correctness conditions. Section 3 introduces new notions
required for synthesis from the STG-unfolding segment such as cuts and slices. Section 4 de-
scribes the ways for exact cover extraction from the STG-unfolding. Section 5 presents our
main result { the cover extraction method based on approximation and renement. The results
of experiments, showing performance and comparing the new method with the existing ones
are in Section 6.
2 Speed-Independent Circuit Implementation
This section introduces the basic concepts required to develop the synthesis of speed-independent
circuits. Further reading on Petri nets, Signal Transition Graphs, and logic synthesis can be
obtained at [15, 16, 4, 3].
2.1 Basic Synthesis Concepts
A Petri net (PN) is a 4-tuple hP; T; F;m
o
i, with sets of places P , transitions T , ow relation
F and initial marking m
o
. A marking m is represented with a number of tokens m(p) in each
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place p 2 P . A Signal Transition Graph (STG) [16, 4] is a triple hN;A;Li where N is a PN,
A is a set of signals, and L : T ! f+; g  A is a labelling function that assigns a signal
switch to each transition in T . An STG is a special case of labelled PN, particularly useful to
describe low level asynchronous circuits. The set of transitions represents up (+a
i
) and down
( a
i
) switching activity. Notation a
i
is used to indicate a signal transition regardless of the
direction of the change. Given an element x 2 T [ P , its predecessors and successors sets are
denoted x and x respectively.
An STG is called k-bounded i the number of tokens in any place p
i
2 P at any reachable
marking does not exceed k. Boundedness guarantees that an STG can be implemented using a
nite number of memory elements. An STG is called output semi-modular i no output signal
transition a
i
excited at any reachable marking can be disabled by transition of another signal
a
j
(also known as output signal persistency [7]). If an STG is output semi-modular, then can
be implemented without producing unspecied changes of the output signals; that is, without
introducing hazards [7].
To obtain an implementation for an STG, most of the existing synthesis techniques build
its corresponding SG. The SG is derived by constructing the reachability graph for the STG
(representing all reachable states), and then assigning a binary code v
i
to each state s
i
. In order
to allow a meaningful interpretation of the model as the behaviour of a (generally sequential)
asynchronous circuit, the binary codes must be assigned consistently, i.e.
 every arc between two states s
1
and s
2
is labelled with exactly one signal transition a
i
,
 if the arc (s
1
; s
2
) is labelled +a
i
( a
i
) then v
1
[i] = 0(1) and v
2
[i] = 1(0).
An STG is called consistent if its SG has a consistent state assignment. States of the
SG generated by a consistent STG have two components: marking and binary code. At the
circuit level, however, the states are represented by their binary codes only. Thus it may be
possible that two states with equal binary codes will be indistinguishable at the circuit level.
This situation is often referred as coding conict. The Complete State Coding (CSC) condition
introduced in [4] requires any two states with equal binary codes to have the same set of excited
output signals. If for some signal a
i
this requirement is not satised, then it is impossible to
extract the boolean function for its implementation. It was shown in [4] that STGs satisfying
CSC are implementable
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as speed-independent circuits.
An STG model satisfying the general specication correctness conditions (boundedness,
consistency, output semi-modularity) and producing a SG with CSC, gives rise to truth tables,
which can be obtained from the SG state codes for each output signal. However, the process
of obtaining a truth table depends on a particular implementation architecture chosen for each
signal. For example, we can extract truth tables for functions associated with the states where
a signal is enabled, or it is stable or its implied value is TRUE etc.
The following three architecture types are commonly considered for the synthesis of speed-
independent circuits:
1. Atomic complex gate per signal (ACGpS)implementation;
2. Atomic complex gate per excitation function (ACGpEF) implementation;
3
Note that it is however possible to obtain the logic implementation only for the signals for which the coding
conict does not arise. In fact, our unfolding-based method starts to extract boolean covers in some sense
\blindly", assuming that the model satises the CSC conditions. The check of the latter is therefore indirect
{ the problems with coding conict are manifested as a failure to extract a correct cover. More on this is in
Section 5.
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Figure 2: An example of an STG and its corresponding SG.
3. Atomic complex gate per excitation region (ACGpER) implementation.
Such implementations are obtained by building cover functions. This process is central for
the implementation stage { the obtained covers are then directly associated with the elements
in the circuit. A boolean function covers a state s
j
if the function evaluates to TRUE when
the variables have their values equal to the signals at the binary code v
j
. A function covering
a set of states is called a cover function (or simply cover). Each term of the cover is called cube
as it may cover several states in the state space.
An exact cover for a set of states fs
i
g can be obtained directly from the set of binary codes
v
j
, but it will require an explicit enumeration of all the states. Generating exact covers is very
costly due to the exponential number of states that may contain highly concurrent STGs |
this is known as the state explosion problem. To overcome this, approximated covers can be
generated using some structural information from the STG, and therefore avoiding the state
generation [23, 14]. However, implementations created by using approximated covers require
additional checking for its correctness.
The the notion of correctness, applied at the implementation stage, is concerned with the
requirement of hazard-freedom with respect to the gates of the synthesized circuit. It is dif-
ferent from the general correctness conditions (discussed above) related to the specication.
As a matter of fact, this notion is essentially dependent on the implementation architecture
because the sets of states s
i
for which the boolean covers are extracted are dierent for dierent
architectures. Thus, the architecture-specic correctness criteria put into correspondence the
sets of states s
i
and the cover functions. We discuss these criteria for each architecture in more
detail in the following subsections.
In order to further demonstrate our unfolding-based method we chose relatively simple
cover correctness criteria which, however, guarantee existence of the implementation in all
three architectures for a CSC-compliant STG. For instance, in the last two architectures, as a
target for boolean covering, we only consider states where signals are excited. Several recent
papers, e.g. [14, 9], examine the possibility of expanding the set of covered states with states
at which signals are stable. This, however, can be viewed as optimisation aimed at reducing
the sizes of customised complex gates. Note that the limits of this paper do not allow us to
consider lower level logic decomposition, usually known as technology mapping [20].
2.2 Atomic Complex Gate per Signal
This is the initial architecture for speed-independent circuits studied in [4, 12, 16]. The circuit
is implemented as a network of atomic gates, each one implementing one output signal. The
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boolean function for each gate can be represented as Sum-Of-Products (SOP). A simple example
of such gate is presented in Figure 2. Each atomic gate contains a combinational part, and a
possibly sequential part implemented as an internal feedback. The delay between its \ANDing"
and \ORing" nodes, and the internal feedback is assumed to be negligible. In gures, the gate
representation is used to denote the implemented logic function, but the actual implementation
is resolved on the transistor level.
Two (mutually complementary) subsets of the reachable states are distinguished in the SG
for every signal a
i
, on-set On(a
i
) and o-set Off (a
i
), which include all states in which the
value of the output signal a
i
is implied to be TRUE and FALSE, respectively. The remaining
(unreachable) subset of combinations of the boolean values of signals forms the Don't care set
(DC-set).
The implementation is assumed to be derived by building the on-set (the o-set may be
chosen if it leads to a simpler circuit). Each state can be represented by a term with one
variable for each signal a
i
2 A in the STG. The term becomes TRUE only when the values of
the variables are equal to those in the binary code assigned to the state. The cover C for the
implementation is obtained from the terms included into the on-set. The DC-set can be used
for optimising the size of C applying standard minimisation tools such as Espresso [19].
Example. The synthesis for this architecture is illustrated in Figure 2 for an STG shown in
the Figure 2(b). Suppose that an implementation of signal b is required. The on-set of b
is found as: On(b) = f(p
2
; p
3
); (p
3
; p
5
); (p
2
; p
6
; p
8
); (p
5
; p
6
; p
8
); (p
7
; p
8
); (p
4
)g. The cover
function C(b) is obtained as: C(b) = a

bc+ abc+ a

bc+ abc+abc+a

bc = a+ c. The DC-set
in example in Figure 2(c) is empty so no further minimisation can be done. 
Obtaining exact covers usually means that all states in the on- or o-set must be known.
An approximation algorithm produces approximated covers of the on- and o-sets, and helps
avoiding state explosion. Therefore, in this implementation architecture, the covers of on- and
o-sets (either exact or approximated) must satisfy the following condition:
Denition 2.1 Given an output signal a
i
, two covers C
On
(a
i
) and C
Off
(a
i
) are said to be
correct i C
On
(a
i
) and C
Off
(a
i
) cover On(a
i
) and Off (a
i
) respectively and C
On
(a
i
) C
Off
(a
i
) 
DC-set. 2
A correct cover may become TRUE when its variables take values corresponding to the com-
binations belonging to the DC-set.
2.3 Atomic Complex Gate per Excitation Function
The ACGpEF architecture was suggested and studied extensively in a number of papers, e.g.
[2, 8, 1]. It assumes that a separate memory element is used to produce an output signal.
The Set and Reset excitation functions for this memory element are implemented as atomic
complex gates. Depending on which memory element is used, the implementations are divided
into: i) Standard C-element implementation, which uses Muller C-element as the memory
element (shown in Figure 3(a)), and ii) Standard RS-latch implementation, where an RS-latch
is used.
A Generalised Excitation Region (GER) of a
i
, denoted as GER(a
i
), is dened as a set of
states of SG which has an arc coming out of them which is labelled with a
i
. For each signal
there exist two GERs found for all positive (GER(+a
i
)) and negative (GER( a
i
)) transitions.
GERs represent all states in which signal a
i
is excited. In an output semi-modular STG, an
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Figure 3: Atomic complex gate per excitation function architecture.
output signal a
i
cannot be disabled by ring any other signal. Thus GER(+a
i
) and GER( a
i
)
can only be left through the ring of +a
i
and  a
i
, respectively.
An implementation is built by nding covers C
S
and C
R
as set and reset functions, obtained
from the terms corresponding to the states in GER(+a
i
) and GER( a
i
). It is possible to
show the existence of an implementation in this architecture for any STG satisfying the CSC
condition [4].
Example. Covers C
S
and C
R
for signal b in Figure 3 are obtained as follows: C
S
(b) = a

bc +
a

bc+ a

bc = a

b+

bc and C
R
(b) = abc; and yield the implementation shown in Figure 3(c).

The cover correctness condition in this architecture is as follows:
Denition 2.2 A set (reset) cover C
S
(a
i
) (C
R
(a
i
)) is said to be correct if the only reachable
states covered by C
S
(a
i
) (C
R
(a
i
)) belong to GER(+a
i
) (GER( a
i
)) and the cover covers all
states in this GER. 2
Note that this condition does not restrict the correct cover as the one which covers GER
exactly. The latter is a special case of the correct cover. An approximated cover may also
include states from the DC-set. An implementation of an STG with CSC by means of exact
GER covers always exists as they satisfy this correctness condition.
2.4 Atomic Complex Gate per Excitation Region
Signals in this architecture are created using networks of atomic complex gates to implement set
and reset functions of the memory element . As a result, smaller complex gates are used which
are then connected to an OR-gate whose output is in turn fed into the memory element. The
basic structure of this architecture is shown in Figure 4(a). Similar to the previous architecture,
the memory element can be a Muller C-element or an RS-latch.
To implement a set (reset) function, excitation regions of a signal are dened. An excitation
region (ER) of a signal a
i
, denoted as ER(a
i
), is a maximal set of connected states of SG which
have an outgoing arc labelled with a
i
. Obviously, if there are several ER
j
(a
i
) for one signal
a
i
, then GER(a
i
) = [ER
j
(a
i
).
Example. Signal b in STG in Figure 2(b) can be implemented in this architecture. In this
case the set network contains gates corresponding to the covers obtained for two ERs of
+b, whereas the reset cover contains only one gate: C
1
S
(b) = a

bc+ a

bc = a

b, C
2
S
(b) = a

bc
and C
R
(b) = abc: 
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Figure 4: Atomic complex gate per excitation region architecture.
The correctness condition for this architecture is as follows:
Denition 2.3 A set of covers C
1
S
(a
i
); : : : ; C
n
S
(a
i
)(C
1
R
(a
i
); : : : ; C
m
R
(a
i
)) for set (reset) function
of signal a
i
is said to be correct if each ER
j
(+a
i
) (ER
j
( a
i
)) is covered by its corresponding
C
j
S
(a
i
) (C
j
R
(a
i
)) and the only reachable states covered by C
j
S
(a
i
) (C
j
R
(a
i
)) belong to ER
j
(+a
i
)
(ER
j
( a
i
). 2
Since the union of all unconnected ERs is a GER, then all states in GER will be covered.
Similar to the previous architecture, the covers need not cover their ERs exactly. Exact covers
are a special case which always satises this condition. In an extreme case, when the set cover
consists of only one cover the OR-gate, supposed to merge the outputs of gates implementing
ER covers, becomes redundant.
3 Slices in STG-unfolding segment
This section introduces denitions needed for our proposed synthesis method. First, the concept
of an STG-unfolding segment is outlined. Then, we introduce the notions of cuts and slices which
allows to localise the behavioural information of a particular signal instance.
3.1 STG-unfolding segment
Analysis of STGs using STG-unfolding segment was studied elsewhere [17]. An STG-unfolding
segment for an STG G, is G
0
= hT
0
; P
0
; F
0
;
0
i where T
0
, P
0
and F
0
are sets of transitions, places
and the ow relation, respectively; and 
0
is a labelling function which labels each element of
G
0
as an instance of elements of G. G
0
is a partial order obtained from an STG G by the process
of its unfolding. In the unfolding the relations of conict, concurrency and precedence are used
to decide where to instantiate the next element. These relations are constructed during the
unfolding process from the basic ow relation F
0
, built from the ow relation F in the original
STG. More formally, a transitively closed (w.r.t. F
0
, which denes immediate predecessors of
a place or transition instance) set of unfolding elements for an instance x
0
is called the history
of x
0
. For any pair of instances x
0
1
; x
0
2
2 P
0
[ T
0
in the unfolding three relations are dened:
 Precedence (or Sequence), denoted as x
0
1
 x
0
2
, i x
0
1
belongs to the history of x
0
2
.
 Conict, denoted as x
0
1
#x
0
2
, i there exist two distinct transitions t
0
1
and t
0
2
in the histories
of x
0
1
and x
0
2
, respectively, such that t
0
1
\ t
0
2
6= ;.
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 Concurrency, denoted as x
0
1
kx
0
2
, i x
0
1
and x
0
2
are neither in conict nor in sequence.
In contrast to PN-unfolding [11], the STG-unfolding takes into account specic signal in-
terpretation of PN transitions and keeps track of the binary codes reached by transition ring.
However, it still examines only a subset of all reachable states of G and thus is more ecient
than SG exhaustive analysis for a vast number of examples.
The minimal set (min-set) of transitions needed to re t
0
of the STG-unfolding segment,
is called local conguration of t
0
and is denoted as dt
0
e. A set of place instances reached by
ring all transitions in dt
0
e is called postset of dt
0
e and is as denoted dt
0
e. Mapping a postset
onto places of the original STG gives a marking of the original STG. Any non-conicting and
transitively closed w.r.t. the precedence relation set of transitions of T
0
is called conguration.
Each instance t
0
of STG-unfolding segment has a binary code 
dt
0
e
which is reached by ring
transitions in dt
0
e. The postset C and binary code 
C
corresponding to a conguration C are
calculated from dt
0
e and 
dt
0
e
of transitions comprising it. It was shown in [17] that all states
of the SG are represented in the STG-unfolding segment as postsets of some conguration.
Note that the process of constructing the STG-unfolding segment (which is a nite object for
a bounded PN) is terminated at the transition instances, called cut-o points, whose mapped
nal state dt
0
e is equal to the nal state of some other instance already put into the segment.
There exist several denitions of the cut-o condition [11, 17, 10, 6], dierent in their attempts
to minimize the size of the truncated PN (or STG) unfolding necessary to fully represent the
SG.
For each instance t
0
labelled with signal transition a
i
a set of transitions next(t
0
) is dened
as the set of instances labelled with a
i
reachable from t
0
without any other intermediate
transitions of a
i
. Set first(a
i
) is the set of transitions of a
i
rst reached from the beginning
of the segment. A special transition, called initial transition, is introduced in the unfolding to
represent the initial state of the STG. This transition, denoted as ?, has a postset which maps
onto the initial marking m
0
and has an assigned binary code 
d?e
equal to that of the initial
state v
0
of the STG.
It was demonstrated in [17] that an STG-unfolding segment can only be constructed for
a bounded and consistent STG specication. The last general correctness criterion, output
semi-modularity, can be checked on the STG-unfolding segment in linear time.
3.2 Cuts of STG-unfolding segment
To represent a state of the SG we dene a cut.
Denition 3.1 A cut of an STG-unfolding segment is a maximal set of mutually concurrent
places p
0
2 P
0
. 2
Each cut c thus represents some reachable marking of the original STG. A sequence relation
is dened between two cuts c
1
 c
2
if 8p
0
i
2 c
2
;9p
0
j
2 c
1
: p
0
j
 p
0
i
. Since a cut c represents
a marking, then there exists a conguration C in the STG-unfolding segment whose postset is
equal to c, i.e. C = c.
For each instance t
0
four types of cuts can be found. First two types are minimal cuts, i.e.
cuts reached by some minimal run of the STG. The other two types of cuts are maximal cuts,
i.e. cuts from which the system cannot make any further progress unless some condition is
violated.
Denition 3.2 A cut c
min
e
(t
0
k
) is called a minimal excitation cut of t
0
k
i t
0
k
 c
min
e
(t
0
k
) and
8t
0
j
; t
0
j
kt
0
k
: (t
0
j
) \ c
min
e
(t
0
k
) = ; . 2
8
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Figure 5: An example of an STG-unfolding segment and illustration of slices and cuts.
Minimal excitation cut represents the state at which t
0
k
becomes rst enabled.
Denition 3.3 A cut c
min
s
(t
0
k
) is called a minimal stable cut of t
0
k
i t
0
k
  c
min
s
(t
0
k
)) and
8t
0
j
; t
0
j
kt
0
k
: (t
0
j
) \ c
min
s
(t
0
k
) = ; . 2
Minimal stable cut represents a state which is reached by ring of t
0
k
enabled after ring
of transitions in its dt
0
k
e. Minimal excitation and minimal stable cuts for one instance t
0
k
are
two adjacent cuts which are separated by t
0
k
. There exists a correspondence between the cuts
found in the STG-unfolding segment and the concepts of the Change Diagram theory [7]. For
example, the minimal excitation cut corresponds to the minimal entry point of an ER [7] of the
signal labelling t
0
k
.
Denition 3.4 A cut c
max
e
(t
0
k
) is called maximal excitation cut of t
0
k
i 6 9c
j
; t
0
k
 c
j
:
c
max
e
(t
0
k
)  c
j
. 2
Maximal excitation cuts represent states from which no advancement can be made unless t
0
k
is
red.
Denition 3.5 A cut c
max
s
(t
0
k
) is called maximal stable cut of t
0
k
i c
min
s
(t
0
k
)  c
max
s
(t
0
k
) and
6 9t
0
j
2 next(t
0
k
) : 9c
j
; c
min
e
(t
0
j
)  c
j
: c
j
 c
max
s
(t
0
k
). 2
A special case is a maximal stable cut for the initial transition ?. In this case the set of rst
instances of a
i
, first(a
i
), is taken instead of next(t
0
k
). Maximal stable cuts represent states
which are reached after ring of t
0
k
from which ring of some transition leads to a state enabling
the next change of the signal a
i
labelling t
0
k
.
Finally, note that each instance t
0
k
of the STG-unfolding segment uniquely identies c
min
e
(t
0
k
)
and c
min
s
(t
0
k
) and the sets of c
max
e
(t
0
k
) and c
max
s
(t
0
k
).
Example. Several cuts are illustrated in Figure 5. Consider a cut c = (p
0
7
; p
0
8
) in Figure 5(b).
This cut is a minimal excitation cut for the transition  c
0
and is a minimal stable cut for
+b
0
. Another cut, c = (p
0
2
; p
0
6
; p
00
8
) is a maximal stable cut for transition instance +a
0
. At
the same time this is a maximal excitation cut for the instance +b
00
. 
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3.3 Slices of STG-unfolding segment
To represent a connected set of states we introduce the notion of slice.
Denition 3.6 A slice of an STG-unfolding segment is a pair S = hc
min
; C
max
i dened by the
min-cut of the slice c
min
, and a set of max-cuts C
max
; such that 8c
i
2 S
1. c
min
 c
i
and 9c
j
2 C
max
: c
i
 c
j
, and
2. no two cuts in the set of max-cuts in C
max
are mutually ordered by the sequence relation.
2
In other words, a slice is dened between one min-cut and a set of max-cuts. Every cut in
between the min-cut and a max-cut is encapsulated in the slice S. Furthermore, for any two
cuts c
i
and c
j
, if c
i
 c
j
, then all cuts between c
i
and c
j
are also encapsulated by S. Since
each cut represents some state in the SG, for any two states s
i
and s
j
represented as sequential
cuts in S, all states on any path from s
i
to s
j
are also represented as cuts encapsulated into
S. The number of cuts in the set of max-cuts corresponds to the number of congurations
(non-conicting runs of the STG) which include conguration producing the min-cut. The
elements of the STG-unfolding segment, i.e. places, transitions and arcs, bounded by instances
in min-cut and max-cuts are said to belong to the slice.
Example. Slice S
1
= h(p
0
1
); f(p
0
7
; p
0
8
)gi in Figure 5(c) encapsulates cut c = (p
0
4
). Another
slice S
2
is dened between a min-cut (p
0
2
; p
0
3
) and a set of max-cuts f(p
0
5
; p
0
6
; p
00
8
)g and
includes all cuts between them. It is also possible to dene a slice between (p
0
2
; p
0
3
) and
f(p
0
2
; p
0
6
; p
00
8
); (p
0
3
; p
0
5
)g. In this case the slice will include all cuts but the one enabling  a
0
.

Each cut is produced by some conguration of the STG-unfolding segment. Thus the binary
codes of the SG states represented by cuts encapsulated in a particular slice can be recovered
by examining its cuts.
4 Obtaining exact covers from STG-unfolding segment
To implement an output signal in any architecture, specic subsets of states from the SG are
required. A slice represents a set of states of the SG in form of the STG-unfolding segment G
0
.
Therefore, the problem is posed as nding a partitioning of the segment into slices representing
appropriate states. Once a partitioning was found, the set of states is extracted from the slices
by examining all cuts encapsulated by each slice. Required covers are then found as a union of
minterms corresponding to the cuts encapsulated by each slice.
To dene each slice we need to identify its min-cut and a set of max-cuts. Consider nding
these for each architecture.
4.1 Atomic Complex Gate per Signal
As it was shown in [18], the set of slices representing states in the on-set (o-set) can be
identied on the STG-unfolding segment using the instances of signal transitions a
0
i
and an
initial transition ?. The initial transition is used when the signal a
i
is at \1" (\0") in the initial
state of the STG. The slices are bounded by the minimal excitation slice and a set of maximal
stable cuts uniquely determined by each instance. Thus the On-set and O-set partitioning in
an STG-unfolding segment are dened as follows.
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Figure 6: Illustration of synthesis from the STG-unfolding segment.
Denition 4.1 A set of slices S
On
(S
Off
) in an STG-unfolding segment G
0
is called On-set
(O-set) partitioning of G
0
w.r.t. a signal a
i
i for each instance +a
0
i
( a
0
i
) its correspond-
ing slice S
j
On
(+a
0
i
) (S
j
Off
( a
0
i
)) is dened with c
min
e
(+a
0
i
) (c
min
e
( a
0
i
)) as its min-cut and
C
max
s
(+a
0
i
) (C
max
s
( a
0
i
)) as a set of its max-cuts.
If signal a
i
is at \1" (\0") in the initial state of the STG, then the set of slices S
On
(S
Off
)
also includes slice dened with c
min
s
(?) as a min-cut and C
max
s
(?) as its set of max-cuts. 2
The on-set cover is obtained from the On-set partitioning by extracting the binary codes
corresponding to the cuts encapsulated by the slices:
C
On
=
X
C
On
(+a
0
i
); where C
On
=
[

C
j
; C
j
 = c
j
2 S
On
(+a
0
i
)
(S
On
(?) is also used, if required). In other words, the on-set cover is found as the union of
all covers found for the slices of on-set partitioning. Each slice cover is obtained by taking the
union of all minterms corresponding to the binary codes of congurations C
j
whose postset is
a cut c
j
encapsulated by S
On
(+a
0
i
). Slice S
On
(+a
0
i
) is called on-set slice.
Example. Consider synthesising signal b from an example in Figure 5. The on-set par-
titioning of the STG-unfolding segment is shown in Figure 6(a). There are two in-
stances +b
0
and +b
00
and one instance  b
0
. Thus there are two slices S
1
On
(+b
0
) =
h(p
0
4
); f(p
0
7
; p
0
8
)gi and S
2
On
(+b
00
) = h(p
0
2
; p
0
3
); f(p
0
5
; p
0
6
; p
00
8
)gi representing states from the
on-set and one slice S
Off
= h(p
0
9
); f(p
00
1
)gi. The on-set cover is obtained from slices
as C
On
= f100; 101; 110; 111g [ f001; 011g which after standard boolean transformation
gives C
On
= f1  ;   1g = a+ c. If the o-set implementation were chosen, then the
cover would be C
Off
= f010; 000g = ac. 
4.2 Atomic Complex Gate per Excitation Function
A set of slices representing the GERs of a
i
is found in the STG-unfolding segment using the
instances of this signal a
0
i
[18]. Any cut representing a state belonging to GER of a
i
is encap-
sulated between the minimal excitation cut and the set of maximal excitation cuts, uniquely
identied by one of its instances a
0
i
. By nding all slices representing states in GER we obtain
a cover satisfying the correctness condition for this architecture.
Denition 4.2 A set of slices S
S
(a
i
) (S
R
(a
i
)) in an STG-unfolding segment G
0
is called Set
(Reset) partitioning of the STG-unfolding segment G
0
w.r.t. signal a
i
i for each instance +a
0
i
11
( a
0
i
) its corresponding slice S
e
(+a
0
i
) (S
e
( a
0
i
)) is dened with c
min
e
(+a
0
i
) (c
min
e
( a
0
i
)) as its
min-cut and C
max
e
(+a
0
i
) (C
max
e
( a
0
i
)) as a set of its max-cuts. 2
Each slice S
e
(a
0
i
) is called excitation slice of a
0
i
. Similar to the previous architecture, the
cover for set function is obtained from the binary codes corresponding to the cuts encapsulated
by slices:
C
S
(a
i
) =
X
C
S
(+a
0
i
); where C
S
(+a
0
i
) =
[
j

C
j
; C
j
 = c
j
: c
j
2 S
e
(+a
0
i
):
As in the previous architecture, the covers are found by taking the union of minterms corre-
sponding to the binary codes of congurations whose postsets are the cuts encapsulated by
slices S
k
e
(+a
0
i
). The reset function is obtained similarly using the  a
0
i
instances.
Example. Consider again synthesis of signal b from example in Figure 6(b). For each in-
stance on b the excitation slices are found as S
e
(+b
0
) = h(p
0
2
; p
0
3
); f(p
0
2
; p
0
6
; p
00
8
)gi and
S
e
(+b
00
) = h(p
0
4
); f(p
0
4
)gi for GER of +b and S
e
( b
0
) = h(p
0
9
); f(p
0
9
)gi for the opposite
signal transition. After recovering the binary codes the covers for set and reset functions
are: C
S
= f100; 101g [ f001g = f10 ; 01g = a

b+

bc and C
R
= f010g = abc. 
4.3 Atomic Complex Gate per Excitation Region
The partitioning for this architecture is the same as for the Atomic ComplexGate per Excitation
Function. The interpretation of the covers found for each slice is, however, dierent. Only
covers whose intersection is non-empty represent one connected ER. Thus, after the covers for
all excitation slices S
e
(a
0
i
) are found the nal implementation is obtained as a set of covers
[18] corresponding to each connected ER:
for each ER
k
(a
i
) : C
k
S
(a
i
) =
X
C
e
(a
0
i
)
where
8C
e
(a
0
i
); C
e
(a
00
i
) i C
e
(a
0
i
) 2 C
k
S
(a
i
) and C
e
(a
0
i
)  C
e
(a
00
i
) 6= ; then C
e
(a
00
i
) 2 C
k
S
(a
i
):
That is, if any two covers C
e
(a
0
i
) and C
e
(a
00
i
) found for two slices S
e
(a
0
i
) and S
e
(a
00
i
) intersect,
then they cover states belonging to one connected ER.
Notably, a fake conict [10] situation may result in two slices with non-intersecting slices
although the they represent one ER. This situation is detected during STG verication and can
be avoided by forcing the union of such covers, although we do not discuss it in detail here.
Example. Coming back to the implementation of signal b, there are two excitation slices for
+b. Thus all three ERs (two for +b and one for  b) can be implemented as separate
complex gates in the set and reset functions respectively. On the other hand, consider
implementation of c (Figure 6(c)). There are also two excitation slices for +c: S
e
(+c
0
) =
h(p
0
1
); f(p
0
1
)gi and S
e
(+c
00
) = h(p
0
2
; p
0
3
); f(p
0
3
; p
0
5
)gi. However, +c
0
and +c
00
are in fake
conict and these two slices represent one ER which is covered by C
S
(c) =

bc+ ac. This,
along with the reset cover C
R
(c) = abc obtained from the excitation slice of  c
0
, completes
the implementation in this architecture. 
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5 Deriving covers from STG-unfolding segment eciently
The synthesis procedure described in the previous Section has one drawback. If many concur-
rent transitions belong to a slice, then examining all cuts will suer from exponential explosion
of states. Recall that the correctness criteria for each architecture allow the implementing
cover to be greater than the exact cover. This can be exploited in an approximation method
for covering the desired slices (on-, o- and excitation slices). In this section we describe the
approximation approach. First, we examine possible strategies for this approach in the STG-
unfolding segment. Then we describe its key procedures: the initial approximation of the cover
function and the renement.
5.1 Strategies for deriving the covers
There are two specic sets of reachable states for each cover C satisfying the correctness re-
quirement:
 Positive set, denoted as P-set, which is a set of states which C must cover; and
 Negative set, denoted as N -set, which is a set of states which C must not cover.
The choice of the P-set and N -set comes from the cover correctness conditions and is made for
the architectures as follows:
 ACGpS implementation: P-set is taken as the on-set and N -set is taken as the o-set of
a particular signal a
i
;
 ACGpEF and ACGpER implementations: P-set is taken as the GER(+a
i
) (GER( a
i
))
and N -set is taken as the rest of reachable states for the set (reset) function of a particular
signal a
i
.
It is convenient to introduce a set of states capturing the states in which a signal is stable.
The generalised quiescent region of +a
i
( a
i
), denoted GQR(+a
i
) (GQR( a
i
)), is a set of
states at which signal a
i
is stable at \1" (\0"). Then the N -set for the set (reset) function
in ACGpEF and ACGpER implementations is chosen as GQR(+a
i
)[GER( a
i
)[GQR( a
i
)
(GQR( a
i
) [GER(+a
i
) [GQR(+a
i
)).
The cover is obtained by nding the partitioning representing the P-set. However, the N -
set also corresponds to some slices. The interpretation of both sets and the covers and slices in
the STG-unfolding segment suggests (at least) two possible strategies for deriving the cover.
5.1.1 Negative set approximation
This strategy assumes that the approximation is found from the STG-unfolding segment not
only for C

P
, covering the states in the P-set, but also for C

N
which covers the states in theN -set.
Thus the partitioning of the segment for C
N
is also required. Assume that the approximations
C

P
and C

N
were constructed so that all states in P-set and N -set, respectively, are covered. By
making sure that C

P
C

N
= ; we guarantee that no state fromN -set is covered by C

P
. However,
if the intersection of approximations C

P
and C

N
is not empty, then the cover approximations
must be rened. The renement procedure must produce covers which cover less number of
combinations. Eventually, in the worst case, after full renement, it must produce exact covers
for P-set and N -set. If the intersection of P-set and N -set is empty, then the exact covers
for these sets will also have empty intersection. If the STG does not satisfy CSC condition,
13
then the intersection of P-set and N -set will be non-empty. Hence, if the renement procedure
terminates with fully rened covers but their intersection is still non-empty, then this STG does
not satisfy the CSC condition.
This strategy nds approximations C

P
and C

N
which cover the required sets of states and
partition the set of combinations which are allowed to be covered by them into two disjoint sets.
It, therefore, produces pessimistic covers as it does not allow the combinations from the DC-set
to be shared by both covers. The pseudo-code of the procedure implementing this strategy is
shown in Figure 7(a).
For example, in ACGpS architecture the P-set and N -set are taken as the on- and o-set.
On- and o-set are disjoint by construction for a CSC-compliant STG. If approximations C

On
and C

Off
cover on- and o-set respectively, and C

On
 C

Off
= ;, then these covers satisfy
the correctness criterion set out in Denition 2.1.
proc Find cover(P-set, N -set)
Find initial approximations C

P
and C

N
while C

P
 C

N
6= ; do
for each x
0
; x
00
used to nd C

P
and C

N
do
Rene cover (x
0
; x
00
)
end do
end do
return C

P
end do
(a)
proc Find cover(P-set, N -set)
Find initial approximation C

P
Evaluate C

P
while some cut from S is in N -set do
Rene C

P
Evaluate C

P
end do
return C

P
end do
(b)
Figure 7: Procedures for two cover deriving strategies
5.1.2 Positive set cover evaluation
This strategy assumes that only the approximation C

P
covering the P-set is found in the STG-
unfolding segment. The cover C

P
is then evaluated to by nding where in the STG-unfolding
segment it becomes TRUE. The evaluation nds a set of slices S which represent all states in
which the cover becomes TRUE. If no cut in S represents a states from the N -set, then the
cover satises the correctness criterion. The pseudo-code of the procedure for this strategy is
shown in Figure 7(b). Otherwise, approximation C

P
is rened until no cut represents a state
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from the N -set. When C

P
is fully rened but such a cut still exists, the rening procedure
aborts and reports the CSC violation.
For example, suppose that C

S
(a
i
) was found for the ACGpEF implementation. Any state
s
j
from the N -set = GQR(+a
i
) [ GER( a
i
) [ GQR( a
i
) falls into one of the two following
categories:
 s
j
belongs to GQR(+a
i
) [GER( a
i
), in which case the value of the element v
j
[i] = 1 is
opposite to the value of v
k
[i] = 0 of the state belonging to the P-set = GER(+a
i
); or
 s
j
belongs to GQR( a
i
), in which case the values of v
j
[i] and v
k
[i] are equal, but s
j
does
not enable a
i
.
Thus the cover correctness is checked by examining the cuts c
k
of the slices S and checking
that s
k
represented by c
k
does not satisfy either of the above conditions.
The evaluation of the cover is done for each cube of the cover. It may use a branch-
and-bound algorithm which splits a slice (the whole segment in the beginning) into subslices
according to the literals present in each cube.
In this paper we concentrate on the rst approximation strategy.
5.2 Cover approximation
The slices in the STG-unfolding segment represent two types of states: those where a signal
transition a
i
is excited (GER(a
i
)) and those in which the signal a
i
is stable (GQR(a
i
)).
At the STG-unfolding level, we have instances of places and transitions. We can construct our
slice cover approximations by means of the cover approximation for the place and transition
instances which belong to the slice. The cover approximations can be divided into those for
place instances p
0
, representing the cuts containing these instances, and for transition instances
t
0
, representing the cuts enabling t
0
. Obviously, it is possible to nd an exact cover for an
instance x
0
which will only cover cuts including p
0
or enabling t
0
.
5.2.1 Cover approximation for transition instance
Consider, rst, obtaining cover for a transition instance a
0
i
in the STG-unfolding segment.
All cuts in which a
0
i
is excited are represented in its excitation slice S
e
(a
0
i
). Any cut inside
S
e
(a
0
i
), reachable from the minimal excitation cut c
min
e
(a
0
i
), can only be reached by ring
transitions which are concurrent to a
0
i
. If a signal instance a
0
j
is concurrent to a
0
i
, then the
value of its corresponding element in the binary code may take values of both \0" and \1". The
transition instance cover approximation C

e
(a
0
i
) is found from the binary code  assigned to the
cut c
min
e
(a
0
i
). The literals corresponding to the signals whose instances belong to S
e
(a
0
i
) and
are concurrent to a
0
i
are substituted by \{" (don't care). Approximation reduces the number
of literals in cover C

e
(a
0
i
) and increases the number of combinations covered by C

e
(a
0
i
).
Example. Consider the cover approximation for +d
0
in Figure 8(a). The binary code of its
minimal excitation cut c
min
e
(+d
0
) = (p
0
2
; p
0
3
; p
0
4
) is found from the binary code of its local
conguration as  = f1000000g (the order of signals is abcdefg). There are four signals
fb; c; e; fg whose instances belong to the slice and are concurrent to +d
0
. Thus the cover
approximation for +d
0
will be C

e
(+d
0
) = f1  0  0g = a

dg. 
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Figure 8: Illustration of cover approximation and renement.
Property 5.1 The cover approximation C

e
(+a
0
i
) (C

e
( a
0
i
)) obtained from the STG-unfolding
segment of an STG satisfying the general correctness criteria always has the value of the element
corresponding to a
i
set to \0" (\1").
Proof: Follows from the fact that in an STG-unfolding segment constructed for an STG
satisfying general correctness criteria no two instances of a
i
can be concurrent. Thus the
element corresponding to a
i
will remain equal to that of [i] assigned to the minimal excitation
cut c
min
e
(+a
0
i
) (c
min
e
( a
0
i
)), i.e. \0" (\1"). 2
5.2.2 Cover approximation for place instance
The place instance cover approximation C

m
(p
0
) for each p
0
is obtained from the binary code

dt
0
k
e
assigned to its preceding transition. Similar to transition instance cover approximation,
any marking at which p
0
is marked can only be reached by ring transitions concurrent to p
0
.
The literals corresponding to signals whose instances belong to S and are concurrent to p
0
are
replaced by \{".
A place cover approximation must not cover markings outside the slice S. The set of
concurrent transitions is chosen so that it never leads to a cut which is outside the bounds
of S, i.e. its min-cut and the set of max-cuts. There may be several max-cuts. Thus for a
place belonging to a max-cut, there may be several possibilities to choose the set of concurrent
transitions. In this case, the place cover approximation is found as the union of all such
possibilities: C

m
(p
0
l
) =
P
C

t
0
k
(p
0
l
), where t
0
k
is the excluded concurrent transition.
Example. Consider approximation of the cover for places belonging to S(+a
0
) = h(p
0
1
); f(p
0
7
; p
0
8
; p
0
9
);
(p
0
6
; p
0
8
; p
0
10
); (p
0
5
; p
0
9
; p
0
10
)giin the example shown in Figure 8(b). The approximation cover
for p
0
4
is found from 
d+a
0
e
as C

m
(p
0
4
) = f1    0    0g = a

dg. Place p
0
10
, on the other
hand, belongs to at least one max-cut. Thus its approximation cover is found using two
approximations corresponding to two dierent sets of concurrent transitions:
C

m
(p
0
10
) = C

f
0
(p
0
10
) (for fb
0
; c
0
; e
0
g)
+ C

e
0
(p
0
10
) (for fb
0
; c
0
; f
0
g)
= f1   1   01g [ f1   10  1g = ad

fg + adeg:

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Property 5.2 The cover approximation C

m
(p
0
) obtained from an on-set (o-set) sliceS
On
(+a
0
i
)
(S
Off
(+a
0
i
)) in the STG-unfolding segment of an STG satisfying the general correctness criteria
always has the value of the element corresponding to a
i
set to \1" (\0").
Proof: Follows from the fact that the on-set (o-set) slice contains no instances of a
i
except
for +a
0
i
( a
0
i
), which is used to dene it. Thus there are no instances of a
i
in the slice which
are concurrent to p
0
. Since p
0
is sequential to +a
0
i
( a
0
i
), the value of the corresponding element
will remain the same as 
d+a
0
i
e
[i] = 1 (
d a
0
i
e
[i] = 0) corresponding to the minimal stable cut of
+a
0
i
( a
0
i
). 2
5.2.3 Finding P-set and N -set approximations
Since our strategy requires approximation covers for both P-set and N -set, let us consider
nding those for each implementation architecture.
ACGpS implementation After the On- and O-set partitioning w.r.t signal a
i
was found,
the slices S
On
(+a
0
i
) and S
On
( a
0
i
) represent the cuts starting from those enabling each instance
a
0
i
until (but not including) the cuts enabling instances from next(a
0
i
). To approximate the
cuts enabling a
0
i
we use the transition instance approximation cover C
e
(a
0
i
). To nd the
approximation for the rest of cuts in S
On
(+a
0
i
) and S
On
( a
0
i
) we use a set of place instances
which belong to S
On
(+a
0
i
) and S
On
( a
0
i
), respectively.
For simplicity we only consider the on-set cover. The o-set cover approximation is found
by using the instances of  a
i
.
A cover approximation for a particular place p
0
l
will cover all states at which p
0
l
is marked
with any other concurrent place p
0
j
. Therefore, only mutually non-concurrent subset of places
belonging to S
On
(+a
0
i
) can be considered. A set of such places is found in the STG-unfolding
segment.
Denition 5.1 A set of places P
0
a
belonging to the slice S
On
(+a
0
i
) is called an approximation
set of the slice S
On
(+a
0
i
) i 8p
0
k
2 P
0
a
: +a
0
i
 p
0
k
and 8p
0
k
; p
0
l
2 P
0
a
: p
0
k
6 kp
0
l
. 2
The approximation set for a slice is a \skeleton" of places for this slice which are either sequential
or in conict with each other. Any cut encapsulated by S
On
(+a
0
i
) will contain a place from its
approximation set.
The on-set cover approximation is found from S
On
(+a
0
i
) as
C

On
(+a
0
i
) = C

e
(+a
0
i
) +
X
C

m
(p
0
l
); p
0
l
2 P
0
a
and the whole on-set cover is found as:
C

On
(a
i
) =
X
C

On
(+a
0
i
):
Proposition 5.1 For any STG satisfying the general correctness criteria, the on-set cover
approximation C

On
(a
i
), obtained from its STG-unfolding segment, covers all reachable states
in On(a
i
).
Proof: Since there are two types of states in On(a
i
), the proof is split into two parts: for
those states where +a
i
is excited and for those states where a
i
is stable. The proof for the former
(represented by S
e
(+a
0
i
) which is included into S
On
(+a
0
i
)) is given later in Proposition 5.2.
Hence, we give here only the proof that a cut corresponding to any state from On(a
i
) at which
a
i
is stable is covered by its C

On
(a
i
).
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Any reachable state of an STG is represented in the STG-unfolding segment. Therefore, for
any state in On(a
i
) there exists a corresponding cut in the segment. Any state in On(a
i
) with
stable a
i
is sequential to some transition of +a
i
. Thus any such a state is represented in the
STG-unfolding segment as a cut sequential to minimal stable cut of some +a
0
i
. Consider the set
of places belonging to this cut and sequential to +a
0
i
. One of these places, say p
0
, will be chosen
in to the approximation set P
0
a
. The cuts containing p
0
are formed by dierent orders of ring
of the concurrent transitions. The p
0
cover approximation ignores any ordering and, therefore,
will cover cuts obtained by any ordering existing in the segment. Thus p
0
cover approximation
will cover all cuts of S
On
(+a
0
i
) which contain p
0
and represent states from On(a
i
). 2
ACGpEF and ACGpER implementations Let us consider only calculation of the set
function. For the reset function the instances of  a
i
are used. The P-set and N -set in these
architectures are GER(+a
i
) and the rest of reachable states, respectively. In the discussion
above, for the ACGpS implementation, we used two separate approximations for states in
which +a
i
is excited and in which a
i
is stable. Thus the P-set and N -set cover approximations
can be found by obtaining the On- and O-set partitioning of the STG-unfolding segment.
The set cover approximation, covering the P-set, is then found from the approximations of
the excitation slices as:
C

S
(a
i
) =
X
C

e
(+a
0
i
)
Proposition 5.2 For any STG satisfying the general correctness criteria, the set cover approx-
imation C

S
(a
i
), obtained from its STG-unfolding segment, covers all reachable states where +a
i
is excited.
Proof: First, we show that each state is represented as some cuts encapsulated by excitation
slices found for +a
i
. The STG-unfolding segment represents all reachable states and all instances
of signal transitions. Therefore, if there exists a reachable state enabling +a
i
, it is represented
in the STG-unfolding segment. Furthermore, there will exist a corresponding instance +a
0
i
.
Hence there will exist a slice S
e
(+a
0
i
) dened by the minimal excitation and minimal stable
cuts of +a
0
i
. Thus for any state in which +a
i
is excited there exists a cut encapsulated by
S
e
(+a
0
i
).
Now we show that the approximation for any slice S
e
(+a
0
i
) does not miss out any states
from corresponding ER(+a
i
). The set of states in which +a
i
is enabled is formed by particular
orderings of rings of concurrent transition instances belonging to S
e
(+a
0
i
). The approximation
uses all concurrent instances in S
e
(+a
0
i
) and ignores the orderings. Therefore, all real orderings
are included and all states in ER(+a
i
) are covered. 2
The cover approximation for the N -set is found as:
C

N
=
X
C

m
(p
0
l
) +
X
C

e
( a
0
i
) +
X
C

m
(p
0
k
)
where p
0
l
and p
0
k
belong to the approximation sets found for On- and O-set partitioning,
respectively, as in the previous architecture.
Correctness of the approximation strategy Here we demonstrate that the Negative set
approximation strategy produces a correct implementation for any STG satisfying CSC.
Proposition 5.3 Let the P-set and the N -set be chosen as on- and o-set of a
i
, respectively.
Let the cover approximations C

On
(a
i
) and C

Off
(a
i
) be calculated from the segment for a
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CSC-compliant STG in the above way. Then the Negative set approximation procedure given
in Figure 7(a) produces correct covers for ACGpS architecture i the renement procedure in
the worst case restores the exact covers for On- and O-set partitioning after a nite number
of iterations.
Proof: (1) According to Proposition 5.1 the above approximation method produces covers
which cover the on- and o-set of a
i
. (2) The procedure in Figure 7(a) exits only if the covers
are disjoint or terminates if the STG does not have CSC. For a CSC-compliant STG the on- and
o-sets of a
i
are disjoint. Therefore, if the renement procedure in the worst case restores exact
covers for each on- and o-slice of the partitioning, then the states covered by these restored
covers will belong only to on- and o-set, respectively. Thus the rened covers will satisfy the
correctness criterion for ACGpS architecture (Denition 2.1). 2
The next proposition illustrates that covers found for ACGpEF and ACGpER using our
strategy are also correct.
Proposition 5.4 Let the P-set and theN -set be chosen as GER(+a
i
) and the rest of reachable
states, respectively. Let the cover approximations C

e
(+a
i
) and C

N
be calculated from the
segment for a CSC-compliant STG as above for ACGpEF and ACGpER architectures. Then
the Negative set approximation procedure given in Figure 7(a) produces correct covers for
ACGpEF and ACGpER architectures i the renement procedure in the worst case restores
the exact covers for transition and place instances used to nd C

P
(a
i
) and C

N
(a
i
) in a nite
number of iterations.
Proof: (1) According to Proposition 5.2 the above approximation method produces covers
which cover GER(+a
i
). (2) There are three components in the N -set cover approximation C

N
.
From the properties of transition and place instance cover approximations it follows that the
cover approximations
P
C

m
(p
0
l
) and
P
C

e
( a
0
i
) will have an element corresponding to a
i
set to
\1". This element will always be set to \0" in the P-set cover C

e
(+a
i
). Therefore, the only
intersection between P-set and the N -set cover approximations may happen if some C

e
(+a
0
i
)
intersects with
P
C

m
(p
0
k
). The former corresponds to the states where signal transition +a
i
is
excited and the latter to those where a
i
is stable at \0". In a CSC-compliant STG intersection
between these two sets of states is empty. Thus, if the renement procedure in the worst case
produces exact covers, then these covers satisfy the correctness criteria for these architectures
(Denitions 2.2 and 2.3, respectively). 2
Note that the above proposition also showed that only intersection between the cover approxi-
mations for the excitation slices and the places of the O-set partitioning needs to be checked
when the set function is found for the implementation in the ACGpEF or ACGpER architec-
tures. This reduces the number of cover intersections to be checked and, hence, reduces the
synthesis time.
5.3 Cover renement
The purpose of the rening procedure is to restore some of the relations between concurrent
transitions belonging to a slice S which were ignored during the approximation. The renement
is only performed when an intersection of two covers for some instances x
0
and x
00
is non-empty.
An intersection can be done on the \per cube" basis, which allows us to narrow the intersection
to a particular pair of cubes. If the intersection of two cubes is non-empty, the set of the
oending signals Sig can be found. These are the signals whose corresponding literals are
missing from a particular cube of the cover.
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The renement of cover for element x
0
is based on nding the renement set for x
0
w.r.t. an
oending signal a
j
.
Denition 5.2 A set of place P
0
r
places belonging to the slice S is called the rening set
of x
0
w.r.t. a
j
i it satises the following: 8p
0
k
2 P
0
r
: x
0
kp
0
k
, 8p
0
k
; p
0
l
2 P
0
r
: p
0
k
6 kp
0
l
and
8 a
0
j
2 S : (a
0
j
)  \P
0
r
6= ; 2
In other words, the rening set is a set of mutually non-concurrent places belonging to S which
are pair-wise concurrent with x
0
. The condition on the inclusion of the successors of each a
0
j
into P
0
r
is constituted by the progress requirement of the renement procedure. Thus at least
one signal will be rened at each iteration.
A rened cover C

new
(x
0
) is obtained from the old approximation as: C

new
(x
0
) = C

(x
0
) 
P
C
r
m
(p
0
k
); p
0
k
2 P
0
r
. The cover C
r
m
(p
0
k
) is a restricted cover approximation for p
0
k
, where only
those literals are set to \{" whose instances, concurrent to p
0
k
, belong to S and are successors
of x
0
. Unlike the ordinary place instance cover, C
r
m
(p
0
k
) uses the restricted set of transitions to
exclude those who have already red while reaching x
0
.
The pseudo-code of the algorithm for cover renement is shown in Figure 9.
proc Rene covers(x
0
; x
00
)
if C

(x
0
)  C

(x
00
) 6= ; then do
Find set of oending signals Sig
if jSigj= 0 then Report CSC problem and TERMINATE
Choose an oending signal a
j
from Sig
Find rening set P
0
r
for x
0
w.r.t. a
j
C

new
(x
0
) = C

m
(x
0
) 
P
C
r
m
(p
0
k
) : p
0
k
2 P
0
r
Find rening set P
0
r
for x
00
w.r.t. a
j
C

new
(x
00
) = C

(x
00
) 
P
C
r
m
(p
0
k
) : p
0
k
2 P
0
r
end do
end do
Figure 9: Procedure for rening cover approximations
Proposition 5.5 The synthesis procedure given in Figure 7(a) is nite for any implementation
architecture.
Proof: [Sketch] Since each step renes the value of at least one variable and the set of
signals is nite, the renement procedure will terminate after at most jAj  jP
0
a
j iterations. If
at the end of renement any two covers intersect, then the STG has CSC problem which will
be reported. 2
Proposition 5.6 The fully rened (in the worst case) cover of x
0
in the STG-unfolding seg-
ment built for a CSC-compliant STG covers only states corresponding to the cuts which are
encapsulated by S and covered by the exact cover for x
0
.
Proof: [Sketch] The approximated cover for x
0
represents partial markings: those where
input places of x
0
, if x
0
is a transition, and those where x
0
is marked, if x
0
is a place. At each
step the renement procedure restores the marking component of reachable states represented
by S. It nds a set of places which can be marked together with each already partially restored
marking. The cover function is changed to reect the fact that partial markings now include
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the places found. Thus in the end, when the procedure terminates, the covers correspond to
fully restored markings and cover only states with these marking components. 2
Corollary 5.1 The fully rened cover for an excitation slice is equal to the exact cover of this
slice. 2
Corollary 5.2 The fully rened cover for an on- (o-) slice is equal to the exact cover of this
slice. 2
From the above corollaries it follows that Propositions 5.1 and 5.2 hold. Therefore, our
chosen strategy produces correct covers for any CSC-compliant STG. Moreover the renement
procedure preserves covering of the P-set. Therefore, after each iteration step a newly obtained
cover also covers P-set. Hence, if after some iteration the new P-set and N -set covers have
empty intersection, then they will satisfy the implementation specic correctness criterion, set
out in Denitions 2.1-2.3 for each implementation architecture.
Example. Consider a fragment of STG-unfolding segment shown in Figure 8(c). Suppose
that on-set cover approximation C

On
, found with approximation set P
0
a
= fp
0
1
; p
0
3
; p
0
5
; p
0
8
g,
intersects with C

Off
for some signal. Suppose also that a cube B = de which is an
cover approximation of place p
0
5
causes this non-empty intersection. The set of oending
signals is found as Sig = fa; b; cg. Let a be the signal chosen for renement. Its only
instance which should be used in renement is  a
0
. A renement set is chosen as P
0
r
=
fp
0
2
; p
0
4
; p
0
7
; p
0
9
g. Consider calculation of the restricted cover approximation for p
0
2
. The
only instances which can be used in approximation is +e
0
as other concurrent instances,
+a
0
and +d
0
, precede p
0
5
. Thus C
r
m
(p
0
2
) = f1001 g (the order of signals is abcde). Similar,
cover approximations are found for other places in P
0
r
. The rened cover approximation
is thus found as: C

new
(p
0
5
) = f   10g \ [f1001 g [ f1101 g [ f1111 g [ f0111 g] =
acde + bcde. The resulting cover is an exact cover of for place p
0
5
. Note that if simply
cover approximation C

m
(p
0
2
) =

bc were chosen for p
0
2
(or any other place from P
0
r
), then
renement would not rene a. 
6 Experimental results
We implemented the method introduced in this paper on the basis of already existing STG
verication tool \PUNT" which constructs an STG-unfolding segment. The Negative set ap-
proximation strategy requires On- and O-set partitioning for each of our implementation
architectures. Therefore, we chose only one of them, ACGpS, as an indicator of the method's
performance. While testing the new method we pursued two objectives:
 To demonstrate the practicality of our approach on a set of moderate sized examples.
 To illustrate the increased feasibility of synthesis process using our approach.
Let us discuss the results for each objective separately.
6.1 Practicality
To demonstrate the practicality of our approach we chose a set of publicly available bench-
marks. All STGs in this set of benchmarks have low number of signals (max. 25). Thus the size
of the state space is moderate and it is possible to synthesise these STGs with other existing
tools. The synthesis results are presented in Table 1. The table presents total time spent (in
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Benchmark Sigs PUNT ACGpS Other tools
TotTim LitCnt Petrify SIS LitCnt
imec-master-read.csc 18 77.00 83 125.66 630.52 69
nowick.asn 7 0.97 17 1.44 0.51 20/17
nowick 6 0.57 15 1.10 0.23 14
par 4.csc 14 3.63 36 12.31 168.55 36
sis-master-read.csc 14 5.78 48 27.09 130.66 48
tsbmSIBRK 25 42.70 72 299.90 141.51 72
pn stg example 6 1.77 19 4.20 6.84 19
forever ordered 8 1.46 20 5.24 8.81 16
alloc-outbound 9 0.85 16 1.75 1.53 16
mp-forward-pkt 20 0.83 17 1.50 0.22 17
nak-pa 10 0.96 20 2.28 0.29 20
pe-send-ifc 17 2.53 68 19.50 1.16 75/72
ram-read-sbuf 11 1.08 25 3.28 0.26 22
rcv-setup 5 0.25 8 0.72 0.14 8
sbuf-ram-write 12 1.48 23 4.04 0.38 23
sbuf-read-ctl.old 8 0.86 15 1.29 0.19 15
sbuf-read-ctl 8 0.71 15 0.99 0.16 15
sbuf-send-ctl 8 0.88 19 1.95 0.21 19
sbuf-send-pkt2 9 0.99 19 2.16 0.23 19
sbuf-send-pkt2.yun 9 1.07 31 3.43 0.26 31
sendr-done 4 0.23 6 0.33 0.14 6
Total 228 146.78 592 520.16 1092.77 580/574
Table 1: Experimental results
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Figure 10: Experimental results for Muller pipeline.
seconds) on synthesis of speed-independent circuits from their STG specications in the ACGpS
architecture (\PUNT ACGpS"). On average, about 1% of this time was spent on building the
STG-unfolding segment and about 15% was spent on Espresso minimisation. For comparison,
the same set of benchmarks was synthesised using Petrify and SIS [5, 19]. Their total timings
are grouped in the column \Other tools".
To illustrate the practicality of our method we used literal count (columns \LitCnt"). The
literal count shows total number of literals used in all cubes of logic functions implementing all
signals. As it can be observed, our synthesis technique based on the STG-unfolding segment
produces implementations comparable with those produced by other tools. The timing results
show that our technique compares favourably to Petrify [5]. It is also comparable with SIS
on the benchmarks with low count of signals and it becomes increasingly better with the
growth of the signal count. These results show that for small sized benchmarks, the overheads
of constructing and traversing the STG-unfolding segment may outweigh the time spent on
constructing a small reachability graph with an ecient implementation. Slightly worse literal
count for some benchmarks is attributed to the fact that the DC-set is partitioned due to a
stricter cover correctness condition.
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6.2 Feasibility
To illustrate feasibility we chose the Muller pipeline benchmark. The graph interpretation
of the results is shown in Figure 10. As can be observed, existing cannot cope well with the
growing size of the specication, either running out of memory or taking prohibitively long time.
Doubly exponential dependency of SIS and Petrify is attributed to (1) exponential explosion
of the state space, and (2) exact cover calculation methods. In addition, we synthesised a
Counterow pipeline specication [21] which has 34 signals. From the existing tools, only
Petrify was able to synthesise it but it took more than 24 hours. At the same time PUNT was
able to synthesise it in under 2 hours, thus giving an order of magnitude gain in speed. This
result is shown on the graph as a circled dot.
7 Conclusions
In this paper we presented a new method for synthesis of speed independent circuits. Our
approach is based on the STG-unfolding segment. It uses the segment as a model from which
an implementation is obtained. As the size of the STG-unfolding segment is often smaller than
that of the SG, it is possible to synthesise larger circuits. In addition, due to the smaller size of
the semantic model, the implementation can be achieved faster on a number of moderate sized
examples. We demonstrated applicability of our method on an existing set of benchmarks. Our
method can be used with the widest class of STG specications.
Future development of this method can be directed into exploring heuristics for the re-
nement procedure. Although extended covers, covering states in both ERs (GERs) and QRs
(GQRs), were not considered in this work, this method can be used to obtain implementations
with the covers optimised on QRs (GQRs). The authors are also planning to investigate the
second cover derivation strategy based on the cover evaluation and renement.
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